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Project Goals
Primary Goal: To create working photonic waveguides on a-Si in the
RIT SMFL
• Characterize a double patterned i-line lithography process for sub-
300nm waveguide spacings
• Develop a silicon etch process optimized for sidewall angle and 
smoothness
• Demonstrate working waveguides and ring resonators 
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What is “photonics”? 
• Study of the transmission and detection of photons 
• Integrated photonics is the intersection of photonics and microelectronics
• A necessary next step 
Densely integrated metal interconnects Fiber Optics 
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Total Internal Reflection
nwater=n1=1.33
nair=n2=1
n1>n2
Visual representation of total 
internal reflection
Consider the example of water and air:  
 θC= 49.76⁰
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Total Internal Reflection: Silicon edition!
nsilicon=n1=3.44
nglass=n2=1.45
n1>n2
Visual representation of total 
internal reflection
What if silicon was used with oxide (glass) as cladding?
 θC= 24.93⁰
Waveguide
CADAREANU                          Silicon Photonic Devices Manufactured Using Double-Patterned i-Line Lithography                           May 10, 2016
Waveguide Layout
~350μm
~75μm
a-Si Waveguide Leg
ZOOM
~500nm
~250nm
~500nm
Oxide
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How does a waveguide work?
Laser (Input)
Detector (Output)
High transmission will occur in this case because the light 
has nowhere else to go but to the detector
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This is the same instance as when a ring 
resonator is added that is too far away 
s3
If the spacing increases past the maximum allowable 
spacing (s3 > sMAX)  and r1 is kept the same, there will 
be no coupling so transmission will be high
r1
Laser (Input)
Detector (Output)
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What happens if the ring is moved closer?
Laser (Input)
Detector (Output)
r1
s2
If the spacing decreases (s2 > s1)  and r1 is kept the same , 
there will be less transmission than before because more 
light will enter the ring
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Now bring the ring resonator even closer… 
Laser (Input)
Detector (Output)s1
r1
If s1 is sufficiently small and r1 is sufficiently big, low 
transmission will occur
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How do we make waveguides?
1. Grow oxide
2. Deposit a-Si
3. Pattern the a-Si
4. Etch waveguides out of the a-Si
5. Deposit TEOS for cladding
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Process Overview (1/10)
Si Substrate
2,000nm SiO2
2μm SiO2
Grow 2μm SiO2 in the 
SMFL Bruce Furnace
Not to scale
Top-Down Wafer View:
Layer Wafer View:
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Process Overview (2/10)
Si Substrate
2,000nm SiO2
250nm a-Si
250nm a-Si
Top-Down Wafer View:
Layer Wafer View:
Deposit 250nm 
amorphous silicon at 
Corning
Not to scale
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Process Overview (3/10)
Si Substrate
2,000nm SiO2
1000nm 
Photoresist
250nm a-
1000nm Photoresist
After Develop
Before Develop
Pattern a-Si w positive-
tone resist (OIR-620) for 
alignment marks
Not to scale
Top-Down Wafer View:
Layer Wafer View:
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Process Overview (4/10)
Si Substrate
2,000nm SiO2
250nm a-Si
250nm a-Si
130nm a-Si
Etch alignment marks in 
the SMFL DryTek
Quad Etcher
Not to scale
1000nm Photoresist
1000nm 
Photoresist After Ash
Before Ash
Top-Down Wafer View:
Layer Wafer View:
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0            1 
0
1
X
Y
Creating the ASML Stepper Job
Mask
Wafer
-2  -1      0      1      2
2
1
Y
X
Waveguide = (0,0)Ring = (1,1) 
Waveguide
(-2,2) 
(0,2)
(-1,1)
(1,1)
(-2,0)
(0,0)
Ring 
-1)
-2)
2 2  
0 2
1 1
Blade Blade
BladeBlade
Locations on wafer
(x,y):
Locations on mask 
(x,y):
0
-1
-2
Finished pattern
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The Spacing Problem
~500 nm 
minimum 
linewidth
~ 500 nm minimum spacing
Using a single 
exposure on 
RIT’s ASML i-line 
stepper:
Need a spacing of 
<300 nm for good 
coupling
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The Solution to the Spacing Problem
~500 nm 
minimum 
linewidth
Using negative 
resist and two 
exposures on 
RIT’s ASML i-
line stepper:
Exposure #1
Exposure #2
Relies on the ASML alignment stage 
accuracy (<50nm)
variable spacing <300nm
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Process Overview (5/10)
Si Substrate
2,000nm SiO2
250nm a-Si
650nm 
Photoresist
PR PR650nm Photoresist
Pattern a-Si with negative 
resist (nLOF 2020 dilution) 
for waveguide and ring 
pattern
Not to scale
Top-Down Wafer View:
Layer Wafer View:
After Develop
Before Develop
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Waveguide and Ring Lithography Results
Extremely large offset No offset 
1 2
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Waveguide and Ring Lithography Results
Under-developed or over-
exposedmerged
Ring and waveguide offset has 
not merged
1 2
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Process Overview (6/10)
Si Substrate
2,000nm SiO2
250nm a-Si
PR
Protect the alignment 
marks with positive-
tone photoresist
Not to scale
Top-Down Wafer View:
Layer Wafer View:
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Etching basics
• STS ASE Deep Etcher is a deep silicon etcher 
• Uses the gases C4F8, SF6, O2 and Ar
• Single silicon etch cycle
• Developed by Ankur Lamoria and Patricia 
Meller
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Process Overview (7/10)
Si Substrate
SiO2
PR
2,000nm SiO2
Etch a-Si in the SMFL 
STS Deep Etcher
Not to scale
Top-Down Wafer View:
Layer Wafer View:
After Ash
Before Ash
250nm a-Si
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Waveguide and Ring Etch Results 
Pre-ash Post-ash; some photoresist still 
present
1 2
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Waveguide and Ring Etch Results 
Over-etched Modified etch
1 2
CADAREANU                          Silicon Photonic Devices Manufactured Using Double-Patterned i-Line Lithography                           May 10, 2016
Waveguide Tapered to Enhance Light Coupling 
a-Si n=3.45
500 nm wide waveguide
Little 
Transmission
Glass Fiber
core n=1.45
Reflections
Reference: Dr. Pearson
Laser
Small area of 
admittance
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Waveguide Tapered to Enhance Light Coupling 
<100nm
Tapered a-Si
neff = ~1.5-1.6 a-Si n=3.45
500 nm wide waveguide
Reasonable
Transmission
Glass Fiber
core n=1.45
Reference: Dr. Pearson
Laser
Large area of 
admittance
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a-Si Waveguide Leg
Taper layout
500nm~100nm
Waveguide
Taper
ZOOM
Remaining 
Waveguide Leg
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Formation of a Tapered Waveguide 
Reference: Dr. Pearson
CADAREANU                          Silicon Photonic Devices Manufactured Using Double-Patterned i-Line Lithography                           May 10, 2016
Formation of a Tapered Waveguide
Reference: Dr. Pearson
Positive resist
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Formation of a Tapered Waveguide
Reference: Dr. Pearson
Not to scale in X and Y
300μm
0.1μm
0.5μm
0.25μm
a-Si 
n=3.45
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Process Overview (8/10)
1000nm 
Photoresist
Si Substrate
SiO2
2,000nm SiO2
PR
Pattern a-Si w positive-
tone resist (OIR-620) for 
waveguide taper etch
Not to scale
Top-Down Wafer View:
Layer Wafer View:
After Develop
Before Develop
250nm a-Si
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Process Overview (9/10)
Si Substrate
2,000nm SiO2
Etch a-Si in the SMFL 
STS Deep Etcher
Not to scale
After Ash
Before Ash
Top-Down Wafer View:
Layer Wafer View:
PR
250nm a-Si
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2
Taper Etch Results
ZOOM
1
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Taper Etch Results
1 2
Waveguide
Taper
Waveguide Taper
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Process Overview (10/10)
Si Substrate
2,000nm SiO2
2,000nm TEOS
Deposit 2µm TEOS in 
the SMFL P5000 for 
cladding
Not to scale
Top-Down Wafer View:
Layer Wafer View:
250nm a-Si
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After TEOS Deposition
1 2 3
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Sawing and Polishing
75μm
Rough edge 
from diamond 
saw
Edge 
polished
Reference: Dr. Pearson
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Testing Results
Thanks to Michael Fanto and Jeffrey Steidle for testing
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SEM pictures
Thanks to Sean O’Brien for these pictures
1 2
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Conclusions
• A process for realizing waveguides on a-Si was developed
• The process only takes one week to fabricate
• Future short course could be designed around fabricating and testing 
waveguides
• Finished waveguides demonstrated coupling during testing
• There is a chance some will show resonance as well but testing is slow
• Thus, the project was a success
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There’s still work that needs to be done…
• Characterizing a more stable etch process
• DRM for the nLOF dilution 
• Longer waveguides with more waveguides per cell
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